Looking for:
Working with bit and bit software compatibility | Altium Designer | Knowledge Base |
Thursday, September 1, 2022
Altium Designer 17 Free Download [Updated ]- Get Into PC
- Altium Designer Free Download
For mass-produced commercial projects and hobby-level electronics, integrated magnetics are a perfect fit as they reduce costs and simplify the design process. Here, the discrete magnetics option will be selected for our design example.
The internal structure, selection criteria, and connection diagrams for the discrete magnetics will be described below. Firstly, the selected magnetics should have a transformer block for each of the four pairs that are used in Gigabit Ethernet applications. Also, even though it is not mandatory, having a common-mode choke CMC to increase the common-mode noise immunity is always a good option. Although differential receivers on their own are good at rejecting common-mode CM noise, with the help of CMC, the signal-to-noise ratio and, as a result, the bit error rate will be improved on the receiver side.
Another optional component in the magnetics is an auto-transformer that creates a high-impedance path for the differential signals while creating a low-impedance path for the CM signals. To summarize, as shown in Figure 5 above, a isolation transformer and common-mode choke are always included in the magnetics available in the market. Selecting the winding magnetics option will increase costs while decreasing the risk of failure on EMC tests.
Alternatively, the 8-winding magnetics option is cheaper and allows a good layout design, but the EMC test failure risk may need to be mitigated. It is good practice to select the winding magnetics option if the Ethernet interface is a part of a digital system that generates a lot of noise. If an 8-winding is desired in such circumstances, consider connecting the CMC side to the cable side for better EMI performance note that connecting these the other way around will also work.
Where a winding is selected, the auto-transformer should be connected to the cable side for the correct operation.
Therefore, a designer needs to use every noise reduction technique available and have some alternative enhancement options ready to mitigate the risk to ensure that the levels are low enough in the final design.
Independent from the topology in magnetics, both the isolation transformer and the auto-transformer have their center taps routed to pins to provide additional termination, filtering, and biasing options.
According to the patent of Robert Bob W. Smith, the UTP cable pair-to-pair relationships form transmission lines relative to each other. If the transmission line is not terminated correctly, then there is a possibility of a reflection that will degrade the signal quality.
To prevent reflections, it is recommended that each center-tap on the cable side including 8- or winding components are separately terminated using a 75 ohms resistor to the magnetics chassis ground. It is also good practice to add one high-voltage capacitor between the termination resistor and the chassis to form an additional filter for common-mode noise reduction, similar to split termination topology.
Note that each center-tap should have an individual termination resistor, while just one capacitor is adequate for all four chassis connections.
See Figures 6 and 7 below. When it comes to the center tap on the PHY side, this should generally be connected to the signal ground using a capacitor for additional filtering purposes. Like the Bob-Smith termination resistors, each center-tap for the pairs should have their own capacitors to prevent any stray current flow between each pair.
Please check the PHY datasheet carefully to identify which biasing and line-driver configurations are applicable. These will be discussed further in the next section. As can be seen in Figure-8 below, the PHY is the last active component before the signal goes to the connector and magnetics in all three configuration options. During the PHY selection process, just two fundamental questions will be the critical determinants for device selection since most of the standard-defined properties are automatically included in any PHY IC.
The first question is the determination of the interface for the connection to the data link layer devices MAC , and the second question is the determination of the supported media options for the cable side connection. The MII naming convention may be thought of as a generic brand name that is also used for products i. Each of these will be detailed further in the next section. Similarly, the system-level requirement of the transmission medium, such as copper cable and fiber-optics, needs to be considered.
To demonstrate this point, you should check the product page of the selected PHY in the design example, which is the KSZ There is no need to mention the MDI side as this is relatively clearer when it comes to selecting the correct PHY, with the choice between fiber and copper cable interfaces. Reading and understanding any gigabit PHY datasheet may not appear that easy at first glance since there will be a lot of standard-defined properties listed in the features section.
We will try to describe some of these briefly and if you feel some extra information is needed for your specific application, just google the appropriate keyword:. Gigabit Ethernet uses PAM-5 modulation that uses five voltage levels and encodes two bits per clock cycle using four different voltage levels in each pair; the fifth voltage level is used for error-correction. So, using the same Baud rate and clock frequency as the Fast Ethernet, the Gigabit Ethernet uses all available resources more efficiently and increases the link speed, all the while keeping within the certified limits of the relatively cheap Cat5 cable rather than needing to use more expensive higher category cables.
Also, additional clock references such as 2. It is always a good idea to double-check the datasheet to see if it has a built-in crystal driver that makes it able to use crystal.
Generally, the accuracy requirements are advised to be better than 50 ppm, and utilizing an oscillator may make the layout easier. Again, it is a trade-off for designers in terms of price, stability, and layout effort. You have to be careful to check the crystal load capacitance if you select this option.
It is strongly recommended to check the datasheet carefully for the strap options since these are vendor-dependent and may be subject to change between each device. The crucial point here is to adjust the required reset time for the strap pins to settle at the desired voltage level, which is easily adjusted using an RC delay circuitry. Another point related to PHY selection is to check whether it has internal termination resistors or not. The MDI uses balanced differential pairs, and so if the PHY does not have on-chip termination resistors, parallel split termination preferred to filter common-mode noise must be added to the board.
Similarly, the xMII interface should have series termination resistors, either on-chip or on-board. As briefly mentioned, while describing the use of the magnetics center-tap, there are two types of line-driver available for gigabit Ethernet: Current Mode and Voltage Mode. The designer should check the PHY line driver for a magnetics center-tap and split termination center-tap connection. Since voltage-mode drivers have various advantages over current-mode, nowadays, this type of line driver is more prevalent among devices.
However, the designer should still be aware of the current-mode line driver requirements for different design aspects. Other analog, digital, and IO supplies are usually selectable from 3. To allow single-supply operation, the device may have an integrated LDO controller e. If the board already has a separate 1. As FET selection is strictly related to the controller, designers should follow the recommendations within the datasheet for FET specifications. After selecting the correct PHY to fulfill the requirements and following the above recommendations, the schematic design is fairly standard regardless of the chosen device and follows these steps:.
Some explanatory notes and device-specific pin connections are given inside the schematic. Transmitted and received signals must be synchronized using clock signals. It is vital to bear in mind that evolving technology not only increases bandwidth requirements but can also result in a lot of interfaces in use at the same time.
This is why having at least one GPIO pin may be valuable to future-proof the overall design. Signal descriptions are given in Table 2 below. For gigabit communications, data is clocked on both the falling and rising edges of the MHz clock, which results in a halving of the data signal count. Both of these are source-synchronized clock signals, and they use both the falling and rising edges of the clock, which makes timing more critical.
If it is not supported by one or both devices, then the delay must be applied as part of the PCB layout by using correctly designed serpentines, as shown in Figure 15 below.
Always double-check the naming conventions before designing the layout. Single-ended parallel bus topologies need series termination on the driver side to match both the output driver impedance and the line characteristic impedance, to prevent reflections and EMI problems. Designers should check the PHY and MAC datasheet for the presence of internal termination resistors, and if they do not exist, they must be placed on-board.
Generally, values between 20 ohms and 40 ohms will work, but some trial and error may be needed to get the best performance. SGMII reduces the pin count and increases the speed, but the downside is that the layout is more complicated than for the xMII methods. Most SerDes high-speed interfaces require capacitive coupling to prevent receiver-transmitter common-mode voltage mismatches.
It is recommended to have at least place holders for nF series capacitors close to the TX side of the SGMII pairs, along with parallel termination resistors according to the differential pair impedance usually ohms or ohms.. This interface is similar to the I2C bus and is used by upper-level devices such as the MAC to acquire the PHY status and to program the PHY registers to tune changeable run-time parameters like clock settings and fix-up routines. It is worth mentioning that you may not need to add multiple Ethernet PHY and MAC devices on your circuit board unless there are strict requirements for the physical separation of the interfaces.
The best practice is to use isolation transformers for all the PHY interfaces located on the board, similar to the RJ connector operation. However, this method is expensive and uses up a lot of board space. Instead, all the pairs are capacitively coupled using series nF capacitors. Although it is not guaranteed to work over long distances, in theory, it works very well over relatively short distances. After reading hundreds of datasheet pages, you have a perfectly designed schematic that meets all the requirements and suggestions the manufacturers have suggested - however, all that effort can easily be ruined or have degraded performance due to fundamental layout failures.
For the design of a Gigabit Ethernet interface, there are impedance controlled differential and single-ended signals to be considered, as well as some length matching and maximum length limitations. Most of the time, these requirements are automatically fulfilled by the sensible placement of the components unless the designer tries to override this approach.
The problem is that if general layout rules are not obeyed such as not using solid reference planes for Ethernet impedance controlled traces , it is a waste of effort to strictly match trace lengths or keep them below the maximum length limits.
Therefore, we will briefly describe the generic high-speed layout rules before specific gigabit Ethernet layout requirements are discussed to provide a foundation for the more specific requirements. High-speed switching digital ICs demand transient currents. The main rule is to place bypass capacitors as close as possible to all the supply pins, with at least one 10 nF and nF capacitor for each pin.
For multi-layer boards , there are separate power and ground planes, and so vias will inevitably be used in the path used to supply power. Since vias also have an inductive component, no via should be used between a bypass capacitor and its associated supply pin. This rule is illustrated in Figure 20 below. The basic rule for all electronics is that the current flowing in the circuit always returns to its source.
So, there should always be a return path for the signals, and this return path will form a loop antenna with the outbound signal path.
Based on both the theory and experimental evidence for high-speed signals, the current return path will follow the trace on the layer that is beneath it. In other words, its reference plane. Keeping a solid reference plane below any high-speed signal routing will minimize the loop area and prevent any impedance discontinuity.
If for any reason, plane voids are created beneath a high-speed trace, stitching capacitors should be used to create a return path. The use of stitching capacitors is also recommended if the power plane is also the reference plane for a high-speed signal that creates a return path to the current source. These rules are illustrated in Figure 21 below, showing bad practices on the left and good practices on the right. This does not mean that it is impossible to use a two-layer PCB for a gigabit Ethernet interface.
Each trace on the PCB will have a characteristic impedance, calculated with respect to its reference plane. Altium Designer has impedance calculation tools built-in; however, for high speed signals, there are many other tools to assist with simulating performance and verifying calculations. The required trace width and dielectric spacing may be easily calculated for required impedance according to the PCB stack-up.
At the same time, traces, serpentines, and pairs are better if they are separated as much as possible to prevent any crosstalk and to increase their glitch immunity. Also, the use of stubs should be avoided.
Finally, to prevent crosstalk between adjacent layers, any parallel signal routing along layers should be avoided unless there is a solid plane between them. These rules are illustrated in Figure 22 below, showing bad practices on the left and good practices on the right.
We know that a microstrip patch and slot antennas are designed to create electromagnetic fields for transmission and reception deliberately.
A poorly designed PCB may also inadvertently have many unintentional antennae that radiate at different frequencies. If the trace is a transmission line, then reflections may be a really big problem. When laying out traces, the designer should roughly estimate if the trace length could act as an antenna and turn the conducted signal into a radiated signal and if a termination resistor is needed to prevent any reflections.
The following examples, based on some rules-of-thumb, will explain these issues. First, thinking about the antenna problem. The second problem comes from the signal rise time, as it is directly related to the bandwidth. The sharper the edges, the higher the bandwidth. For a microstrip configuration on an FR4 board, the signal travels with a speed of 6. It is always better to have a termination resistor, but a shorter trace means there should be no issues with reflections and standing waves.
Since the principles behind high-speed Ethernet circuit layout design are a massive topic, it is nearly impossible to touch on all the aspects of it in this brief article.
Just as the generic rules-of-thumb are mentioned briefly, the following table provides some typical Gigabit Ethernet layout restrictions and requirements. In addition to these specified restrictions, the discrete magnetics layout may also need special care.
The purpose of this article is to guide any designer who is looking to add gigabit Ethernet interfaces to their circuit boards, and we have tried to cover all the major theoretical aspects.
The Altium Designer blog has many articles which dive into more depth on high speed routing, Ethernet impedance matching and other topics related to successful routing of gigabit Ethernet and other high speed circuit signals.
This guide should provide you with a good foundation of how high speed routing techniques apply to gigabit Ethernet specifically.
Working with gigabit Ethernet can be challenging your first time, however no more so than any other high speed circuit interface. The requirements of gigabit Ethernet implementations are probably the most forgiving when it comes to high speed interfaces. By using good layout and routing practices, as well as having the correct termination and other component selections in your schematic your design is likely to be highly successful. Using 4 or more layers in your Ethernet circuit board will greatly ease the routing of your design, increasing your chance of success.
This can also help ensure you're able to follow the various grounding schemes in gigabit Ethernet. Would you like to find out more about how Altium can help you with your next PCB design? More questions about Ethernet differential impedance? Talk to an expert at Altium. Mark Harris is an engineer's engineer, with over 12 years of diverse experience within the electronics industry, varying from aerospace and defense contracts to small product startups, hobbies and everything in between.
Before moving to the United Kingdom, Mark was employed by one of the largest research organizations in Canada; every day brought a different project or challenge involving electronics, mechanics, and software.
He also publishes the most extensive open source database library of components for Altium Designer called the Celestial Database Library. Mark has an affinity for open-source hardware and software and the innovative problem-solving required for the day-to-day challenges such projects offer.
Electronics are passion; watching a product go from an idea to reality and start interacting with the world is a never-ending source of enjoyment. You can contact Mark directly at: mark originalcircuit. Mobile menu. Explore Products. Altium Community. Education Programs. Gigabit Ethernet Impedance Basics to Implementation. Gigabit Ethernet Basics Before jumping straight into the hardware design, it may be helpful to have a brief insight into what kinds of data are traveling from the real world to the controller from the perspective of the network.
Figure 1. Why Choose Gigabit Ethernet? It should be noted that the WiFi adapters and access points must all be compatible with The theoretical speed of a WiFi link is often not possible in the real world as we seldom have a perfect line of sight between devices. Reliability : Wired connections may be routed as a kind of point-to-point network, and unless there are cable breaks or socket faults present, no interruptions to the network traffic are likely.
This makes wired network operation highly consistent in terms of speed and latency. On the other hand, WiFi is susceptible to interference from other wireless devices as well as signal degradation due to atmospheric conditions and the effects of obstructions such as building walls.
A simple change in the humidity can greatly impact the speed as the wireless signal is attenuated by atmospheric moisture. Theoretical and practical speed differences are also affected by reliability, which is far more perceivable when using WiFi.
Your traffic may be safer while using wired connections where undetected interception is more challenging. If you have installed the bit Microsoft Access Database Engine , or , you must uninstall this too.
Install the bit Microsoft Access Database Engine Reboot your computer. Install the bit version of Microsoft Office The procedure is as follows: Run an elevated command prompt window. To do this, use the Windows search feature on the Taskbar to find cmd.
If you find that you are still unable to access Database Libraries after completing these steps, users have reported success in solving this issue by installing the appropriate Microsoft SQL client, as described here. Printer-friendly version. Found an issue with this document? Contact Us Contact our corporate or local offices directly. We're sorry to hear the article wasn't helpful to you.
Could you take a moment to tell us why? Connect to Support Center for product questions. I do not want to leave feedback.
Subscribe to:
Post Comments (Atom)
- Adobe photoshop cc 2014 full version free
- Adobe photoshop cc 2014 full version free Looking for: Adobe CC ( 64 Bit) + Act : Free Download, Borrow, and Streaming : Internet Arch...
-
windowsenterprise-product-key-generator-activator-free directory listing.Windows 10 Enterprise | Microsoft Evaluation Center Looking for: ...
-
E-Pic Qoutes: Adobe Premiere Pro CS3 Portable (Eng) Full Registered Version Free Download Looking for: - Download Adobe Premiere Pro CS3...
-
- Difference between windows server 2016 datacenter and desktop experience free Looking for: Comparison of Standard and Datacenter editi...
No comments:
Post a Comment